Arizona State University logo
MPS Lab at ASU Ira A. Fulton School of Engineering
Home
Research
Machine Learning Acceleration Intelligent Transportation Systems AI-driven Multi-Level Compilers Quantum Machine Learning Extended Research Areas
Publications Software
People
Current Members Alumni Visiting Students Visiting Faculty
Updates
Lab Updates Awards Grants
Gallery FAQ Contact
Home
Research
Machine Learning Acceleration Intelligent Transportation Systems AI-driven Multi-Level Compilers Quantum Machine Learning Extended Research Areas
Publications
Software
People
Current Members Alumni Visiting Students Visiting Faculty
Updates
Lab Updates Awards Grants
Gallery
FAQ
Contact
← Back to People
  1. Home
  2. /
  3. People
  4. /
  5. Reiley Jeyapaul
Back to People
Reiley Jeyapaul
Alumni Joined 2024

Reiley Jeyapaul

LinkedIn ↗
Google Scholar ↗

Smart Compilers for Reliable and Power-efficient Embedded Computing

Recent Publications

  • Revisiting Symptom-Based Fault Tolerant Techniques against Soft Errors
  • Control Flow Checking or Not? (for Soft Errors)
  • LASER: A Hardware/Software Approach to Accelerate Complicated Loops on CGRAs
  • Protecting Caches from Soft Errors: A Microarchitect's Perspective
  • Systematic Methodology for the Quantitative Analysis of Pipeline-Register Reliability for Machine Learning

MPS Lab

Making Programming Simple

School of Computing & Augmented Intelligence
Arizona State University
Tempe, AZ 85281

Quick Links

  • Home
  • Research
  • Publications
  • Teaching
  • People
  • News
  • Gallery
  • FAQ
  • Contact

Connect

  • GitHub ↗
Arizona State University

© 2026 MPS Lab, Arizona State University. All rights reserved.

Ira A. Fulton Schools of Engineering