Arizona State University logo
MPS Lab at ASU Ira A. Fulton School of Engineering
Home
Research
Machine Learning Acceleration Intelligent Transportation Systems AI-driven Multi-Level Compilers Quantum Machine Learning Extended Research Areas
Publications Software
People
Current Members Alumni Visiting Students Visiting Faculty
Updates
Lab Updates Awards Grants
Gallery FAQ Contact
Home
Research
Machine Learning Acceleration Intelligent Transportation Systems AI-driven Multi-Level Compilers Quantum Machine Learning Extended Research Areas
Publications
Software
People
Current Members Alumni Visiting Students Visiting Faculty
Updates
Lab Updates Awards Grants
Gallery
FAQ
Contact
← Back to People
  1. Home
  2. /
  3. People
  4. /
  5. Jared Pager
Back to People
Jared Pager
Alumni Joined 2024

Jared Pager

LinkedIn ↗
Google Scholar ↗

Improving CGRA Utilization by Enabling Multi-threading for Power-efficient Embedded Systems

Recent Publications

  • A Software Scheme for Multithreading on CGRAs
  • Enabling Multithreading on CGRAs
  • Improving CGRA Utilization by Enabling Multi-threading for Power-efficient Embedded Systems

MPS Lab

Making Programming Simple

School of Computing & Augmented Intelligence
Arizona State University
Tempe, AZ 85281

Quick Links

  • Home
  • Research
  • Publications
  • Teaching
  • People
  • News
  • Gallery
  • FAQ
  • Contact

Connect

  • GitHub ↗
Arizona State University

© 2026 MPS Lab, Arizona State University. All rights reserved.

Ira A. Fulton Schools of Engineering