

A Predictable and Command-Level Priority-Based DRAM Controller for Mixed-Criticality Systems

Hokeun Kim, David Broman, Edward A. Lee,
Michael Zimmer, Aviral Shrivastava and Junkwang Oh

Presented by Hokeun Kim, Dept. of EECS, UC Berkeley
RTAS 2015, April 13-16, 2015, Seattle, WA

Introduction

- **Mixed-Criticality Systems**
 - Tasks with different criticality
 - Sharing the same hardware
 - To save costs (space, weight, energy, etc.)
- **Competing Requirements in Mixed-Criticality**
 - Critical tasks – time predictability (hard real-time)
 - Non-critical tasks – high performance

Introduction

- **DRAMs in Mixed-Criticality Systems**
 - Larger and cheaper than SRAMs
 - Good for saving costs
- **Variable Latency of DRAMs**
 - Translation into different DRAM commands
 - Memory request scheduling
 - DRAM refreshes

Contributions



- **In This Paper, We Propose...**
 - A DRAM controller for mixed-criticality
 - With **tight worst-case latency bounds** for *critical tasks*
 - While providing **significantly higher performance** for *non-critical tasks*
 - Compared to a recent advanced approach based on time-division multiplexing (TDM) with command patterns
 - S. Goossens et al., “A reconfigurable real-time SDRAM controller for mixed time-criticality systems”, CODES+ISSS 2013
- **We also propose...**
 - Algorithms to compute worst-case latencies for the proposed DRAM controller

Contributions

- **Comparable Worst-case Latency Bounds**


Without any special care for critical tasks?

Could be unpredictable and drastically higher!
(depending on scheduling and refresh)



Contributions

- **Significantly Higher Performance (= Less Memory Access Time)**



- 33%~89% less memory access time, depending on the number of critical tasks

Background - DRAM Basics

- **DRAM Bank**
 - A group of DRAM arrays that are accessed independently
- **DRAM Array**
 - Consists of rows, and columns within each row
- **DRAM Row Buffer**
 - Stores a DRAM row after row activation
- **Row Buffer Management Policies**
 - Open-page policy
 - Keep rows activated after access, better for exploiting locality
 - Close-page policy
 - Keep rows precharged after access, better for random accesses

Background - DRAM Basics

- **Important DRAM Commands**
 - PRECHARGE, ACTIVATE, READ, WRITE, REFRESH
- **DRAM Request Scheduling (Reordering)**
 - FRFCFS – Exploit bank parallelism
 - OpenRow – Exploit locality
- **Timing constraints between commands**
 - Minimum time delays between commands
 - Must be satisfied for correct DRAM operations
- **Types of timing constraints**
 - *Intra-bank* (for commands to the same bank)
 - *Inter-bank* (for commands to different banks)

Related Work

- **Software-based Approaches**
 - SW-based bank privatization & priority scheduling
 - H. Kim et al., “Bounding memory interference delay in COTS-based multi-core systems”, RTAS 2014
 - SW-based bank privatization (by allocating virtual pages to private banks)
 - H. Yun et al. “PALLOC: DRAM bank-aware memory allocator for performance isolation on multicore platforms”, RTAS 2014

Related Work

- **Hardware-based Approaches**

- Bank privatization + Fixed TDM (Time Division Multiplexing) slots
 - J. Reineke et al., “PRET DRAM controller: Bank privatization for predictability and temporal isolation”, CODES+ISSS 2011
- Command pattern + Fixed TDM slots
 - B. Akesson and K. Goossens, “Architectures and modeling of predictable memory controllers for improved system integration”, DATE 2011
- Command pattern + Static priority scheduling
 - B. Akesson et al., “Real-time scheduling using credit-controlled static-priority arbitration”, RTCSA 2008
- Request-level scheduling + Close page + Priority
 - M. Paolieri et al., “Timing effects of DDR memory systems in hard real-time multicore architectures: Issues and solutions”, ACM TECS 2013
- **Command pattern + Dynamically assigned TDM slots**
 - S. Goossens et al., “A reconfigurable real-time SDRAM controller for mixed time-criticality systems”, CODES+ISSS 2013

Technical Approach


(1) Bank-Aware Physical Address Space Allocation

- **For Proposed DRAM Controller, We Define...**
 - Two types of physical memory space
 - **Critical space** - Reserved for critical requests and prioritizing them
 - At most one critical space per bank, to limit inter-bank interference
 - **Non-critical space**
 - Memory Access Groups (MAGs)
 - **Critical MAG** – A set of critical tasks, mapped to one critical space
 - **Non-critical MAG** – A set of non-critical tasks
 - Categories of criticality for *tasks*
 - **Critical** – Latency upper bound is guaranteed
 - **Safety critical** - One task per critical MAG
 - **Mission critical** – \geq one task per critical MAG
 - **Non-critical** – Processed by schedulers for high performance

Technical Approach


(1) Bank-Aware Physical Address Space Allocation

- **Critical Space Allocation & Task Mapping Example**



- **Representing Critical Space**

- Representation with a 32-bit register for a 8-bank DRAM




Technical Approach

(2) Command-Level Prioritization of Critical Requests

- **Modifications In *Proposed* DRAM Controller**


- **How worst-case latency is bounded?**



Technical Approach

(3) Making DRAM Refresh Predictable

- **Refresh Scheduling for High Throughput**



- **Distributing Refresh uniformly**




- Bound effect of refresh on latency
- At a cost of slightly higher average latency

Worst-case Bound Analysis



- Finding Worst-case Latency

- Worst-case DRAM Command Sequence



- Maximum Number of Intervening Critical Commands

“# Critical MAG – 1” for each command



- Worst-case Combination

- Each intervening command can be either PRECHARGE, ACTIVATE, READ, or WRITE
- We propose *mechanical procedures* for this!

Worst-case Bound Analysis

- **Procedures to to Compute Worst-case Latency**

- Procedure 1: Iterate through all combinations to find the worst-case

Algorithm 1 Compute worst-case latency by trying all possible combinations of command sequences

```
1: procedure WORSTCASELATENCY(numCriticalMAG)
2:   wcLatency  $\leftarrow$  0;
3:   while remainingCandidates = true do
4:     cmdSeq  $\leftarrow$  NEXTCOMBINATION(numCriticalMAG);
5:     latency  $\leftarrow$  GETLATENCY(cmdSeq);
6:     if latency > wcLatency then wcLatency  $\leftarrow$  latency;
7:     end if
8:   end while
9:   return wcLatency + tCAS + tBURST;
10: end procedure
```

Returns next combination

Procedure 2



(c)

Worst-case Bound Analysis

- Procedure 2: Compute latency of a given combination

Algorithm 2 Get latency to send all commands in $cmdSeq$

```

1: procedure GETLATENCY( $cmdSeq$ )
2:   int  $d[\text{len}(cmdSeq)]$ ;
3:    $d \leftarrow 0$ ;                                ▷ initialize array elements to zero
4:   for  $i = 1$  to  $\text{len}(cmdSeq) - 1$  do
5:     for  $j = i - 1$  down to 0 do
6:       ( $cmd_{from}, bank_{from}$ )  $\leftarrow cmdSeq[j]$ ;
7:       ( $cmd_{to}, bank_{to}$ )  $\leftarrow cmdSeq[i]$ ;
8:       if  $bank_{from} = bank_{to}$  then
9:          $t \leftarrow d[j] + \text{intraDelay}(cmd_{from}, cmd_{to})$ ;
10:      else
11:         $t \leftarrow d[j] + \text{interDelay}(cmd_{from}, cmd_{to})$ ;
12:      end if
13:      if  $t > d[i]$  then  $d[i] \leftarrow t$ ;
14:      end if
15:      if  $(d[i] - d[j]) \geq \text{maxDelay}$  then break;
16:      end if
17:    end for
18:  end for
19:  return  $d[\text{len}(cmdSeq) - 1]$ ;
20: end procedure
  
```

Matrices for timing constraints for each command pair

• **Timing Constraints Example (LPDDR2-800MHz)**

- Intra-bank timing constraints (cycles)

From \ To	READ	WRITE	PRECHARGE	ACTIVATE
READ	8	15	9	N/A
WRITE	16	8	18	N/A
PRECHARGE	N/A	N/A	N/A	6
ACTIVATE	6	6	17	N/A

- Inter-bank timing constraints (cycles)


From \ To	READ	WRITE	PRECHARGE	ACTIVATE
READ	8	8	1	1
WRITE	16	8	1	1
PRECHARGE	1	1	1	1
ACTIVATE	1	1	1	4

Worst-case Bound Analysis

- **Modeling Competing Approach for Comparison**

- TDM slot assignment for memory accesses
 - One TDM slot for each critical MAG
 - One TDM slot for non-critical MAG (to minimize worst-case bounds while supporting non-critical tasks)
- Example with 4 critical MAGs (f : frame size)

← $f = 5$ slots →





↑ ← WCRT: 6 slots →

Worst-case arrival time for a critical request from CR₀

- Worst-case latency bound estimation
 - $(f + 1) \times$ slot size (cycles)
 - Slot sizes are estimated based on papers on the competing approach

Worst-case Bound Analysis

- Results on Two Different DRAMs



TDM-based/Priority-based ratio

Experiments and Results



- **Flow of experiments**

- (1) Trace generation
- (2) HDL simulation

- **DRAM controller implementation**

- Proposed
 - Chisel* → Verilog RTL
- TDM-based approach
 - Verilog behavioral

*Chisel – a Scala embedded HDL developed at UC Berkeley, can generate Verilog RTL



*PHY – convert controller output to raw DRAM signals

*From Micron Tech.

Experiments and Results

• Benchmarks Used for Trace Generation

- Mälardalen WCET benchmark
 - For safety critical and mission critical tasks

- MiBench
 - For non-critical tasks

TABLE I. LIST OF BENCHMARKS USED AS CRITICAL TASKS

Criticality level	MAG ID	WCET benchmark programs	writes	reads	total instructions executed	memory intensity (%)
Safety critical	0	bs	86	319	4,828	8.39
	1	lcdnum	85	331	5,050	8.24
	2	janne_complex	84	318	5,113	7.86
	3	fibcall	83	317	5,291	7.56
Mission critical	4	fac	83	316	5,318	7.50
		statemate	85	418	7,215	6.97
	5	nsichneu	95	1,117	18,676	6.49
		qurt	84	346	6,896	6.24
	6	duff	93	339	7,013	6.16
		cover	92	381	7,909	5.98
		insertsort	83	328	7,091	5.80
	7	qsort-exam	82	342	8,502	4.99
		select	79	330	8,653	4.73
		fft1	84	348	9,911	4.36
minver		88	378	10,725	4.34	

TABLE II. LIST OF BENCHMARKS USED AS NON-CRITICAL TASKS

Criticality level	MiBench programs	writes	reads	total instructions executed	memory intensity (%)
Non-critical	cjpeg_large	6,183	74,966	1,000,000	8.11
	rijndael_large	2,558	68,458	1,000,000	7.10
	typeset_small	12,843	55,963	1,000,000	6.88
	dijkstra_large	4,942	59,198	1,000,000	6.41
	patricia_large	4,255	49,198	1,000,000	5.35


Tasks with highest “memory access / instruction” are selected

* Critical tasks are repeated periodically, safety critical every 250k cycles, mission critical every 500k cycles.

Experiments and Results

- **Competing TDM-Based Approach Modeling**

← $f = 5$ slots →



↑ ← WCRT: 6 slots →

Worst-case arrival time for a critical request from CR₀

- *Reserved TDM*

- Each slot is only used by an assigned MAG

- *Flexible TDM*

- Extension for our experiments
- Idle slots for critical MAGs may be used by non-critical MAG


Experiments and Results

○ Average memory access times of non-critical tasks

Memory access time of 5 MiBench non-critical tasks


Reserved TDM Flexible TDM Priority-based

Average memory access time per read request (cycles)




Increasing number of critical tasks (safety critical, mission critical)

Even when there's only one slot for non-critical, still due to restrictions



(1) Priority-based vs Reserved TDM
- TDM slots are wasted even when there's no critical request

(2) Priority-based vs Flexible TDM
- Due to restrictions (command patterns, close-page)



Conclusion

- **Advantages of Proposed DRAM Controller**
 - Guarantee worst-case bounds that are comparable to a recent advanced technique, can help WCET analysis
 - Higher performance for non-critical tasks than the competing approach
- **How Can Our Proposed DRAM Controller Outperform for Non-Critical Tasks?**
 - Almost no overhead (e.g. certain page management policies, fixed command patterns) for guaranteeing worst-case latency bounds for critical tasks
 - Benefits from scheduling techniques for achieving high performance

Q & A

- **Thank you for your attention!**